主頁 > 後端開發 > ZYNQ PS-PL通信（PL側）

ZYNQ PS-PL通信（PL側）

2022-12-05 07:37:37 後端開發

概述

 ZYNQ分為PS和PL兩部分，PS端即ARM，PL即FPGA，在使用ZYNQ的時候不免需要PS和PL端進行通信，大多是情況下PS作為主端，PL作為從端，通過AXI總線實作PS-PL端的通信，本文主要介紹PL（即FPGA）如何配置的，

Block Design創建

　　1.點擊Create Block Design，添加ZYNQ7 Processing System IP

 

　　2.雙擊打開ZYNQ7 Processing System，下圖所示表示PS作為主端的介面，

 

 

　　3.加入AXI Interconnect IP，由于上一步只設定了一個主端，所以Slave和Master都需要設定為1

 

 

 接下來就需要AXI_Lite介面，這個可以自己寫，官方也提供了模板，接下來就詳細說明官方模板

AXI_Lite創建

　　1.點擊Tool > Create and Package New IP > Next，選擇 Create a new AXI4 peripheral > Next

 

 　　2.接下來設定IP的名字和存放地址，然后 next，

 

 

 　　4.接下來設定引數，Number of Registers根據需要設定，其他的不變，設定成64，表示有64個暫存器，每個暫存器的資料位寬是32bit，點擊Next

 

 

 　　5.這里選擇Edit IP，我們可以對官方的模板進行一些修改，然后點擊Finish會重新打開一個工程，在這個工程中我們可以對官方的模板進行修改，

 

 

 

AXI-Lite官方模板說明

　　可以看出官方檔案由兩個檔案組成，這個官方檔案是實作loopback的，亦是PS對某個暫存器寫下來什么資料，讀到的就是什么資料，并沒有給出介面來和PL通信的，接下來將對這兩個代碼進行說明，

 

 

axi_lite_v1_0檔案說明

　　這個代碼主要功能是呼叫了axi_lite_v1_0_S00_AXI模塊，在真實的使用中我們需要進行修改，添加一些信號來和PL通信，

 

 

信號名稱 說明
o_axi_clk AXI-Lite的時鐘
o_axi_rst_n 復位信號
o_rx_addr PS寫暫存器的地址（PS to PL）
o_rx_data PS寫暫存器的資料（PS to PL）
o_rx_data_vld PS寫資料有效（PS to PL）
i_tx_addr PL給PS資料地址
i_tx_data PL給PS的資料
i_tx_data_vld PL給PS資料有效信號

　　時鐘和復位信號直接把輸入的引出就好，其他信號則需要在另一個模塊中處理，

　　　

 

 

 

axi_lite_v1_0_S00_AXI

　　該模塊實作了AXI—Lite，我們需要做一些修改，

　　1.和上一模塊對應，需要添加一些介面，

 

 

 　　2.PS寫暫存器

always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          slv_reg0 <= 0;
          slv_reg1 <= 0;
          slv_reg2 <= 0;
          slv_reg3 <= 0;
          slv_reg4 <= 0;
          slv_reg5 <= 0;
          slv_reg6 <= 0;
          slv_reg7 <= 0;
          slv_reg8 <= 0;
          slv_reg9 <= 0;
          slv_reg10 <= 0;
          slv_reg11 <= 0;
          slv_reg12 <= 0;
          slv_reg13 <= 0;
          slv_reg14 <= 0;
          slv_reg15 <= 0;
          slv_reg16 <= 0;
          slv_reg17 <= 0;
          slv_reg18 <= 0;
          slv_reg19 <= 0;
          slv_reg20 <= 0;
          slv_reg21 <= 0;
          slv_reg22 <= 0;
          slv_reg23 <= 0;
          slv_reg24 <= 0;
          slv_reg25 <= 0;
          slv_reg26 <= 0;
          slv_reg27 <= 0;
          slv_reg28 <= 0;
          slv_reg29 <= 0;
          slv_reg30 <= 0;
          slv_reg31 <= 0;
          slv_reg32 <= 0;
          slv_reg33 <= 0;
          slv_reg34 <= 0;
          slv_reg35 <= 0;
          slv_reg36 <= 0;
          slv_reg37 <= 0;
          slv_reg38 <= 0;
          slv_reg39 <= 0;
          slv_reg40 <= 0;
          slv_reg41 <= 0;
          slv_reg42 <= 0;
          slv_reg43 <= 0;
          slv_reg44 <= 0;
          slv_reg45 <= 0;
          slv_reg46 <= 0;
          slv_reg47 <= 0;
          slv_reg48 <= 0;
          slv_reg49 <= 0;
          slv_reg50 <= 0;
          slv_reg51 <= 0;
          slv_reg52 <= 0;
          slv_reg53 <= 0;
          slv_reg54 <= 0;
          slv_reg55 <= 0;
          slv_reg56 <= 0;
          slv_reg57 <= 0;
          slv_reg58 <= 0;
          slv_reg59 <= 0;
          slv_reg60 <= 0;
          slv_reg61 <= 0;
          slv_reg62 <= 0;
          slv_reg63 <= 0;
        end 
      else begin
        if (slv_reg_wren)
          begin
            case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
              6'h00:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 0
                    slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h01:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 1
                    slv_reg1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h02:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 2
                    slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h03:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 3
                    slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h04:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 4
                    slv_reg4[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h05:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 5
                    slv_reg5[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h06:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 6
                    slv_reg6[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h07:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 7
                    slv_reg7[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h08:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 8
                    slv_reg8[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h09:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 9
                    slv_reg9[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h0A:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 10
                    slv_reg10[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h0B:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 11
                    slv_reg11[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h0C:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 12
                    slv_reg12[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h0D:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 13
                    slv_reg13[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h0E:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 14
                    slv_reg14[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h0F:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 15
                    slv_reg15[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h10:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 16
                    slv_reg16[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h11:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 17
                    slv_reg17[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h12:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 18
                    slv_reg18[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h13:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 19
                    slv_reg19[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h14:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 20
                    slv_reg20[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h15:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 21
                    slv_reg21[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h16:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 22
                    slv_reg22[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h17:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 23
                    slv_reg23[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h18:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 24
                    slv_reg24[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h19:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 25
                    slv_reg25[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h1A:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 26
                    slv_reg26[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h1B:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 27
                    slv_reg27[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h1C:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 28
                    slv_reg28[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h1D:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 29
                    slv_reg29[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h1E:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 30
                    slv_reg30[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h1F:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 31
                    slv_reg31[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h20:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 32
                    slv_reg32[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h21:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 33
                    slv_reg33[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h22:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 34
                    slv_reg34[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h23:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 35
                    slv_reg35[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h24:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 36
                    slv_reg36[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h25:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 37
                    slv_reg37[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h26:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 38
                    slv_reg38[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h27:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 39
                    slv_reg39[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h28:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 40
                    slv_reg40[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h29:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 41
                    slv_reg41[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h2A:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 42
                    slv_reg42[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h2B:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 43
                    slv_reg43[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h2C:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 44
                    slv_reg44[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h2D:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 45
                    slv_reg45[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h2E:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 46
                    slv_reg46[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h2F:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 47
                    slv_reg47[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h30:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 48
                    slv_reg48[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h31:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 49
                    slv_reg49[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h32:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 50
                    slv_reg50[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h33:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 51
                    slv_reg51[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h34:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 52
                    slv_reg52[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h35:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 53
                    slv_reg53[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h36:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 54
                    slv_reg54[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h37:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 55
                    slv_reg55[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h38:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 56
                    slv_reg56[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h39:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 57
                    slv_reg57[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h3A:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 58
                    slv_reg58[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h3B:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 59
                    slv_reg59[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h3C:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 60
                    slv_reg60[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h3D:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 61
                    slv_reg61[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h3E:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 62
                    slv_reg62[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              6'h3F:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    // Respective byte enables are asserted as per write strobes 
                    // Slave register 63
                    slv_reg63[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              default : begin
                          slv_reg0 <= slv_reg0;
                          slv_reg1 <= slv_reg1;
                          slv_reg2 <= slv_reg2;
                          slv_reg3 <= slv_reg3;
                          slv_reg4 <= slv_reg4;
                          slv_reg5 <= slv_reg5;
                          slv_reg6 <= slv_reg6;
                          slv_reg7 <= slv_reg7;
                          slv_reg8 <= slv_reg8;
                          slv_reg9 <= slv_reg9;
                          slv_reg10 <= slv_reg10;
                          slv_reg11 <= slv_reg11;
                          slv_reg12 <= slv_reg12;
                          slv_reg13 <= slv_reg13;
                          slv_reg14 <= slv_reg14;
                          slv_reg15 <= slv_reg15;
                          slv_reg16 <= slv_reg16;
                          slv_reg17 <= slv_reg17;
                          slv_reg18 <= slv_reg18;
                          slv_reg19 <= slv_reg19;
                          slv_reg20 <= slv_reg20;
                          slv_reg21 <= slv_reg21;
                          slv_reg22 <= slv_reg22;
                          slv_reg23 <= slv_reg23;
                          slv_reg24 <= slv_reg24;
                          slv_reg25 <= slv_reg25;
                          slv_reg26 <= slv_reg26;
                          slv_reg27 <= slv_reg27;
                          slv_reg28 <= slv_reg28;
                          slv_reg29 <= slv_reg29;
                          slv_reg30 <= slv_reg30;
                          slv_reg31 <= slv_reg31;
                          slv_reg32 <= slv_reg32;
                          slv_reg33 <= slv_reg33;
                          slv_reg34 <= slv_reg34;
                          slv_reg35 <= slv_reg35;
                          slv_reg36 <= slv_reg36;
                          slv_reg37 <= slv_reg37;
                          slv_reg38 <= slv_reg38;
                          slv_reg39 <= slv_reg39;
                          slv_reg40 <= slv_reg40;
                          slv_reg41 <= slv_reg41;
                          slv_reg42 <= slv_reg42;
                          slv_reg43 <= slv_reg43;
                          slv_reg44 <= slv_reg44;
                          slv_reg45 <= slv_reg45;
                          slv_reg46 <= slv_reg46;
                          slv_reg47 <= slv_reg47;
                          slv_reg48 <= slv_reg48;
                          slv_reg49 <= slv_reg49;
                          slv_reg50 <= slv_reg50;
                          slv_reg51 <= slv_reg51;
                          slv_reg52 <= slv_reg52;
                          slv_reg53 <= slv_reg53;
                          slv_reg54 <= slv_reg54;
                          slv_reg55 <= slv_reg55;
                          slv_reg56 <= slv_reg56;
                          slv_reg57 <= slv_reg57;
                          slv_reg58 <= slv_reg58;
                          slv_reg59 <= slv_reg59;
                          slv_reg60 <= slv_reg60;
                          slv_reg61 <= slv_reg61;
                          slv_reg62 <= slv_reg62;
                          slv_reg63 <= slv_reg63;
                        end
            endcase
          end
      end
    end

　　這一段就是官方模板中PS寫暫存器的代碼，前面定義的就暫存器數量是64，可以看出判斷的時候只用了地址axi_awaddr[7:2]，這是因為資料位寬是32bit，而一個真實的暫存器地址只有8bit的資料，所以地址的偏移量為4，PS也可以只更新某個8bit的暫存器，這個可以S_AXI_WSTRB判斷更新的是哪一個暫存器，一般情況下PS也是32bit一起更新，所以無需使用S_AXI_WSTRB信號，

always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          o_rx_addr        <= 0;
          o_rx_data        <= 0;
          o_rx_data_vld <= 0;
        end 
      else begin
        if (slv_reg_wren)
          begin
            case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
              6'h00: begin
                o_rx_addr        <= 6'h00;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h01: begin
                o_rx_addr        <= 6'h01;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              
              6'h02: begin
                o_rx_addr        <= 6'h02;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h03: begin
                o_rx_addr        <= 6'h03;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h04: begin
                o_rx_addr        <= 6'h04;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h05: begin
                o_rx_addr        <= 6'h05;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h06: begin
                o_rx_addr        <= 6'h06;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h07: begin
                o_rx_addr        <= 6'h07;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h08: begin
                o_rx_addr        <= 6'h08;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h09: begin
                o_rx_addr        <= 6'h09;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h0A: begin
                o_rx_addr        <= 6'h0A;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h0B: begin
                o_rx_addr        <= 6'h0B;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h0C: begin
                o_rx_addr        <= 6'h0C;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h0D: begin
                o_rx_addr        <= 6'h0D;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h0E: begin
                o_rx_addr        <= 6'h0E;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h0F: begin
                o_rx_addr        <= 6'h0F;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h10: begin
                o_rx_addr        <= 6'h10;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h11: begin
                o_rx_addr        <= 6'h11;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;  
              end
              6'h12: begin
                o_rx_addr        <= 6'h12;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h13: begin
                o_rx_addr        <= 6'h13;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h14: begin
                o_rx_addr        <= 6'h14;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;  
              end
              6'h15: begin
                o_rx_addr        <= 6'h15;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;  
              end
              6'h16: begin
                o_rx_addr        <= 6'h16;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h17: begin
                o_rx_addr        <= 6'h17;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;  
              end
              6'h18: begin
                o_rx_addr        <= 6'h18;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h19: begin
                o_rx_addr        <= 6'h19;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h1A: begin
                o_rx_addr        <= 6'h1A;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h1B: begin
                o_rx_addr        <= 6'h1B;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;   
              end
              6'h1C: begin
                o_rx_addr        <= 6'h1C;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h1D: begin
                o_rx_addr        <= 6'h1D;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h1E: begin
                o_rx_addr        <= 6'h1E;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h1F: begin
                o_rx_addr        <= 6'h1F;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h20: begin
                o_rx_addr        <= 6'h20;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h21: begin
                o_rx_addr        <= 6'h21;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h22: begin
                o_rx_addr        <= 6'h22;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h23: begin
                o_rx_addr        <= 6'h23;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h24: begin
                o_rx_addr        <= 6'h24;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h25: begin
                o_rx_addr        <= 6'h25;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h26: begin
                o_rx_addr        <= 6'h26;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h27: begin
                o_rx_addr        <= 6'h27;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h28: begin
               o_rx_addr        <= 6'h28;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h29: begin
                o_rx_addr        <= 6'h29;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h2A: begin
                o_rx_addr        <= 6'h2A;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h2B: begin
                o_rx_addr        <= 6'h2B;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h2C: begin
                o_rx_addr        <= 6'h2C;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h2D: begin
                o_rx_addr        <= 6'h2D;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h2E: begin
                o_rx_addr        <= 6'h2E;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h2F: begin
                o_rx_addr        <= 6'h2F;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h30: begin
                o_rx_addr        <= 6'h30;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h31: begin
                o_rx_addr        <= 6'h31;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h32: begin
                o_rx_addr        <= 6'h32;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h33: begin
                o_rx_addr        <= 6'h33;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h34: begin
                o_rx_addr        <= 6'h34;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h35: begin
                o_rx_addr        <= 6'h35;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h36: begin
                o_rx_addr        <= 6'h36;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h37: begin
                o_rx_addr        <= 6'h37;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h38: begin
                o_rx_addr        <= 6'h38;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h39: begin
                o_rx_addr        <= 6'h39;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h3A: begin
                o_rx_addr        <= 6'h3A;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h3B: begin
                o_rx_addr        <= 6'h3B;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1; 
              end
              6'h3C: begin
                o_rx_addr        <= 6'h3C;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h3D: begin
                o_rx_addr        <= 6'h3D;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h3E: begin
                o_rx_addr        <= 6'h3E;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              6'h3F: begin
                o_rx_addr        <= 6'h3F;
                o_rx_data        <= S_AXI_WDATA;
                o_rx_data_vld     <= 1'b1;
              end
              default : begin
                          o_rx_addr        <= 6'h3F;
                          o_rx_data        <= S_AXI_WDATA;
                          o_rx_data_vld <= 1'b0;
                        end
            endcase
          end
          else begin
            o_rx_addr        <= 6'h00;
            o_rx_data        <= S_AXI_WDATA;
            o_rx_data_vld     <= 1'b0;
          end
      end
    end

 

　　3.PS讀暫存器

　　官方模板中PS讀暫存器代買如下，原本slv_reg的值為PS寫的值，

always @(*)
    begin
          // Address decoding for reading registers
          case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
            6'h00   : reg_data_out <= slv_reg0;
            6'h01   : reg_data_out <= slv_reg1;
            6'h02   : reg_data_out <= slv_reg2;
            6'h03   : reg_data_out <= slv_reg3;
            6'h04   : reg_data_out <= slv_reg4;
            6'h05   : reg_data_out <= slv_reg5;
            6'h06   : reg_data_out <= slv_reg6;
            6'h07   : reg_data_out <= slv_reg7;
            6'h08   : reg_data_out <= slv_reg8;
            6'h09   : reg_data_out <= slv_reg9;
            6'h0A   : reg_data_out <= slv_reg10;
            6'h0B   : reg_data_out <= slv_reg11;
            6'h0C   : reg_data_out <= slv_reg12;
            6'h0D   : reg_data_out <= slv_reg13;
            6'h0E   : reg_data_out <= slv_reg14;
            6'h0F   : reg_data_out <= slv_reg15;
            6'h10   : reg_data_out <= slv_reg16;
            6'h11   : reg_data_out <= slv_reg17;
            6'h12   : reg_data_out <= slv_reg18;
            6'h13   : reg_data_out <= slv_reg19;
            6'h14   : reg_data_out <= slv_reg20;
            6'h15   : reg_data_out <= slv_reg21;
            6'h16   : reg_data_out <= slv_reg22;
            6'h17   : reg_data_out <= slv_reg23;
            6'h18   : reg_data_out <= slv_reg24;
            6'h19   : reg_data_out <= slv_reg25;
            6'h1A   : reg_data_out <= slv_reg26;
            6'h1B   : reg_data_out <= slv_reg27;
            6'h1C   : reg_data_out <= slv_reg28;
            6'h1D   : reg_data_out <= slv_reg29;
            6'h1E   : reg_data_out <= slv_reg30;
            6'h1F   : reg_data_out <= slv_reg31;
            6'h20   : reg_data_out <= slv_reg32;
            6'h21   : reg_data_out <= slv_reg33;
            6'h22   : reg_data_out <= slv_reg34;
            6'h23   : reg_data_out <= slv_reg35;
            6'h24   : reg_data_out <= slv_reg36;
            6'h25   : reg_data_out <= slv_reg37;
            6'h26   : reg_data_out <= slv_reg38;
            6'h27   : reg_data_out <= slv_reg39;
            6'h28   : reg_data_out <= slv_reg40;
            6'h29   : reg_data_out <= slv_reg41;
            6'h2A   : reg_data_out <= slv_reg42;
            6'h2B   : reg_data_out <= slv_reg43;
            6'h2C   : reg_data_out <= slv_reg44;
            6'h2D   : reg_data_out <= slv_reg45;
            6'h2E   : reg_data_out <= slv_reg46;
            6'h2F   : reg_data_out <= slv_reg47;
            6'h30   : reg_data_out <= slv_reg48;
            6'h31   : reg_data_out <= slv_reg49;
            6'h32   : reg_data_out <= slv_reg50;
            6'h33   : reg_data_out <= slv_reg51;
            6'h34   : reg_data_out <= slv_reg52;
            6'h35   : reg_data_out <= slv_reg53;
            6'h36   : reg_data_out <= slv_reg54;
            6'h37   : reg_data_out <= slv_reg55;
            6'h38   : reg_data_out <= slv_reg56;
            6'h39   : reg_data_out <= slv_reg57;
            6'h3A   : reg_data_out <= slv_reg58;
            6'h3B   : reg_data_out <= slv_reg59;
            6'h3C   : reg_data_out <= slv_reg60;
            6'h3D   : reg_data_out <= slv_reg61;
            6'h3E   : reg_data_out <= slv_reg62;
            6'h3F   : reg_data_out <= slv_reg63;
            default : reg_data_out <= 0;
          endcase
    end

 

在后面增加一段代碼，將PL要發送給PS的資料，給到slv_reg*，（由于PS是主端，只有PS主動讀某個暫存器地址后，才能完成PL發送給PS），

 

    // Add user logic here
    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          slv_reg0    <= 0;
          slv_reg1    <= 0;
          slv_reg2    <= 0;
          slv_reg3    <= 0;
          slv_reg4    <= 0;
          slv_reg5    <= 0;
          slv_reg6    <= 0;
          slv_reg7    <= 0;
          slv_reg8    <= 0;
          slv_reg9  <= 0;
          slv_reg10 <= 0;
          slv_reg11 <= 0;
          slv_reg12 <= 0;
          slv_reg13 <= 0;
          slv_reg14 <= 0;
          slv_reg15 <= 0;
          slv_reg16 <= 0;
          slv_reg17 <= 0;
          slv_reg18 <= 0;
          slv_reg19 <= 0;
          slv_reg20 <= 0;
          slv_reg21 <= 0;
          slv_reg22 <= 0;
          slv_reg23 <= 0;
          slv_reg24 <= 0;
          slv_reg25 <= 0;
          slv_reg26 <= 0;
          slv_reg27 <= 0;
          slv_reg28 <= 0;
          slv_reg29 <= 0;
          slv_reg30 <= 0;
          slv_reg31 <= 0;
          slv_reg32 <= 0;
          slv_reg33 <= 0;
          slv_reg34 <= 0;
          slv_reg35 <= 0;
          slv_reg36 <= 0;
          slv_reg37 <= 0;
          slv_reg38 <= 0;
          slv_reg39 <= 0;
          slv_reg40 <= 0;
          slv_reg41 <= 0;
          slv_reg42 <= 0;
          slv_reg43 <= 0;
          slv_reg44 <= 0;
          slv_reg45 <= 0;
          slv_reg46 <= 0;
          slv_reg47 <= 0;
          slv_reg48 <= 0;
          slv_reg49 <= 0;
          slv_reg50 <= 0;
          slv_reg51 <= 0;
          slv_reg52 <= 0;
          slv_reg53 <= 0;
          slv_reg54 <= 0;
          slv_reg55 <= 0;
          slv_reg56 <= 0;
          slv_reg57 <= 0;
          slv_reg58 <= 0;
          slv_reg59 <= 0;
          slv_reg60 <= 0;
          slv_reg61 <= 0;
          slv_reg62 <= 0;
          slv_reg63 <= 0;
        end 
      else if (i_tx_data_vld)
        begin    
          case (i_tx_addr)
            6'h00   : slv_reg0     <= i_tx_data;
            6'h01   : slv_reg1     <= i_tx_data;
            6'h02   : slv_reg2     <= i_tx_data;
            6'h03   : slv_reg3     <= i_tx_data;
            6'h04   : slv_reg4     <= i_tx_data;
            6'h05   : slv_reg5     <= i_tx_data;
            6'h06   : slv_reg6     <= i_tx_data;
            6'h07   : slv_reg7     <= i_tx_data;
            6'h08   : slv_reg8     <= i_tx_data;
            6'h09   : slv_reg9      <= i_tx_data;
            6'h0A   : slv_reg10     <= i_tx_data;
            6'h0B   : slv_reg11     <= i_tx_data;
            6'h0C   : slv_reg12     <= i_tx_data;
            6'h0D   : slv_reg13     <= i_tx_data;
            6'h0E   : slv_reg14     <= i_tx_data;
            6'h0F   : slv_reg15     <= i_tx_data;
            6'h10   : slv_reg16     <= i_tx_data;
            6'h11   : slv_reg17     <= i_tx_data;
            6'h12   : slv_reg18     <= i_tx_data;
            6'h13   : slv_reg19     <= i_tx_data;
            6'h14   : slv_reg20     <= i_tx_data;
            6'h15   : slv_reg21     <= i_tx_data;
            6'h16   : slv_reg22     <= i_tx_data;
            6'h17   : slv_reg23     <= i_tx_data;
            6'h18   : slv_reg24     <= i_tx_data;
            6'h19   : slv_reg25     <= i_tx_data;
            6'h1A   : slv_reg26     <= i_tx_data;
            6'h1B   : slv_reg27     <= i_tx_data;
            6'h1C   : slv_reg28     <= i_tx_data;
            6'h1D   : slv_reg29     <= i_tx_data;
            6'h1E   : slv_reg30     <= i_tx_data;
            6'h1F   : slv_reg31     <= i_tx_data;
            6'h20   : slv_reg32     <= i_tx_data;
            6'h21   : slv_reg33     <= i_tx_data;
            6'h22   : slv_reg34     <= i_tx_data;
            6'h23   : slv_reg35     <= i_tx_data;
            6'h24   : slv_reg36     <= i_tx_data;
            6'h25   : slv_reg37     <= i_tx_data;
            6'h26   : slv_reg38     <= i_tx_data;
            6'h27   : slv_reg39     <= i_tx_data;
            6'h28   : slv_reg40     <= i_tx_data;
            6'h29   : slv_reg41     <= i_tx_data;
            6'h2A   : slv_reg42     <= i_tx_data;
            6'h2B   : slv_reg43     <= i_tx_data;
            6'h2C   : slv_reg44     <= i_tx_data;
            6'h2D   : slv_reg45     <= i_tx_data;
            6'h2E   : slv_reg46     <= i_tx_data;
            6'h2F   : slv_reg47     <= i_tx_data;
            6'h30   : slv_reg48     <= i_tx_data;
            6'h31   : slv_reg49     <= i_tx_data;
            6'h32   : slv_reg50     <= i_tx_data;
            6'h33   : slv_reg51     <= i_tx_data;
            6'h34   : slv_reg52     <= i_tx_data;
            6'h35   : slv_reg53     <= i_tx_data;
            6'h36   : slv_reg54     <= i_tx_data;
            6'h37   : slv_reg55     <= i_tx_data;
            6'h38   : slv_reg56     <= i_tx_data;
            6'h39   : slv_reg57     <= i_tx_data;
            6'h3A   : slv_reg58     <= i_tx_data;
            6'h3B   : slv_reg59     <= i_tx_data;
            6'h3C   : slv_reg60     <= i_tx_data;
            6'h3D   : slv_reg61     <= i_tx_data;
            6'h3E   : slv_reg62     <= i_tx_data;
            6'h3F   : slv_reg63     <= i_tx_data;
            default : begin
                slv_reg0    <= slv_reg0    ;
                slv_reg1    <= slv_reg1    ;
                slv_reg2    <= slv_reg2    ;
                slv_reg3    <= slv_reg3    ;
                slv_reg4    <= slv_reg4    ;
                slv_reg5    <= slv_reg5    ;
                slv_reg6    <= slv_reg6    ;
                slv_reg7    <= slv_reg7    ;
                slv_reg8    <= slv_reg8    ;
                slv_reg9  <= slv_reg9 ;
                slv_reg10 <= slv_reg10;
                slv_reg11 <= slv_reg11;
                slv_reg12 <= slv_reg12;
                slv_reg13 <= slv_reg13;
                slv_reg14 <= slv_reg14;
                slv_reg15 <= slv_reg15;
                slv_reg16 <= slv_reg16;
                slv_reg17 <= slv_reg17;
                slv_reg18 <= slv_reg18;
                slv_reg19 <= slv_reg19;
                slv_reg20 <= slv_reg20;
                slv_reg21 <= slv_reg21;
                slv_reg22 <= slv_reg22;
                slv_reg23 <= slv_reg23;
                slv_reg24 <= slv_reg24;
                slv_reg25 <= slv_reg25;
                slv_reg26 <= slv_reg26;
                slv_reg27 <= slv_reg27;
                slv_reg28 <= slv_reg28;
                slv_reg29 <= slv_reg29;
                slv_reg30 <= slv_reg30;
                slv_reg31 <= slv_reg31;
                slv_reg32 <= slv_reg32;
                slv_reg33 <= slv_reg33;
                slv_reg34 <= slv_reg34;
                slv_reg35 <= slv_reg35;
                slv_reg36 <= slv_reg36;
                slv_reg37 <= slv_reg37;
                slv_reg38 <= slv_reg38;
                slv_reg39 <= slv_reg39;
                slv_reg40 <= slv_reg40;
                slv_reg41 <= slv_reg41;
                slv_reg42 <= slv_reg42;
                slv_reg43 <= slv_reg43;
                slv_reg44 <= slv_reg44;
                slv_reg45 <= slv_reg45;
                slv_reg46 <= slv_reg46;
                slv_reg47 <= slv_reg47;
                slv_reg48 <= slv_reg48;
                slv_reg49 <= slv_reg49;
                slv_reg50 <= slv_reg50;
                slv_reg51 <= slv_reg51;
                slv_reg52 <= slv_reg52;
                slv_reg53 <= slv_reg53;
                slv_reg54 <= slv_reg54;
                slv_reg55 <= slv_reg55;
                slv_reg56 <= slv_reg56;
                slv_reg57 <= slv_reg57;
                slv_reg58 <= slv_reg58;
                slv_reg59 <= slv_reg59;
                slv_reg60 <= slv_reg60;
                slv_reg61 <= slv_reg61;
                slv_reg62 <= slv_reg62;
                slv_reg63 <= slv_reg63;
            end
          endcase
        end
      else begin
          slv_reg0    <= slv_reg0    ;
          slv_reg1    <= slv_reg1    ;
          slv_reg2    <= slv_reg2    ;
          slv_reg3    <= slv_reg3    ;
          slv_reg4    <= slv_reg4    ;
          slv_reg5    <= slv_reg5    ;
          slv_reg6    <= slv_reg6    ;
          slv_reg7    <= slv_reg7    ;
          slv_reg8    <= slv_reg8    ;
          slv_reg9  <= slv_reg9 ;
          slv_reg10 <= slv_reg10;
          slv_reg11 <= slv_reg11;
          slv_reg12 <= slv_reg12;
          slv_reg13 <= slv_reg13;
          slv_reg14 <= slv_reg14;
          slv_reg15 <= slv_reg15;
          slv_reg16 <= slv_reg16;
          slv_reg17 <= slv_reg17;
          slv_reg18 <= slv_reg18;
          slv_reg19 <= slv_reg19;
          slv_reg20 <= slv_reg20;
          slv_reg21 <= slv_reg21;
          slv_reg22 <= slv_reg22;
          slv_reg23 <= slv_reg23;
          slv_reg24 <= slv_reg24;
          slv_reg25 <= slv_reg25;
          slv_reg26 <= slv_reg26;
          slv_reg27 <= slv_reg27;
          slv_reg28 <= slv_reg28;
          slv_reg29 <= slv_reg29;
          slv_reg30 <= slv_reg30;
          slv_reg31 <= slv_reg31;
          slv_reg32 <= slv_reg32;
          slv_reg33 <= slv_reg33;
          slv_reg34 <= slv_reg34;
          slv_reg35 <= slv_reg35;
          slv_reg36 <= slv_reg36;
          slv_reg37 <= slv_reg37;
          slv_reg38 <= slv_reg38;
          slv_reg39 <= slv_reg39;
          slv_reg40 <= slv_reg40;
          slv_reg41 <= slv_reg41;
          slv_reg42 <= slv_reg42;
          slv_reg43 <= slv_reg43;
          slv_reg44 <= slv_reg44;
          slv_reg45 <= slv_reg45;
          slv_reg46 <= slv_reg46;
          slv_reg47 <= slv_reg47;
          slv_reg48 <= slv_reg48;
          slv_reg49 <= slv_reg49;
          slv_reg50 <= slv_reg50;
          slv_reg51 <= slv_reg51;
          slv_reg52 <= slv_reg52;
          slv_reg53 <= slv_reg53;
          slv_reg54 <= slv_reg54;
          slv_reg55 <= slv_reg55;
          slv_reg56 <= slv_reg56;
          slv_reg57 <= slv_reg57;
          slv_reg58 <= slv_reg58;
          slv_reg59 <= slv_reg59;
          slv_reg60 <= slv_reg60;
          slv_reg61 <= slv_reg61;
          slv_reg62 <= slv_reg62;
          slv_reg63 <= slv_reg63;
      end
    end 
    // User logic ends

 

 

修改之后生成IP，并將該IP加入到工程中后，添加到Block Design中，

 

 

結束語

除了上述修改的方法之外，還可以根據需要，在官方模板上修改，比如有些暫存器是PS只讀的，在寫的部分我們就將其注釋掉；有些是只寫的，在讀的部分可以將其注釋掉，

新人一枚，難免有錯，歡迎指正！

轉載請註明出處，本文鏈接：https://www.uj5u.com/houduan/539156.html

標籤：其他

上一篇：JDBC簡介

下一篇：中英雙語多語言外貿企業網站原始碼系統 - HanCMS - 安裝部署教程

標籤雲
其他(157675) Python(38076) JavaScript(25376) Java(17977) C(15215) 區塊鏈(8255) C＃(7972) AI(7469) 爪哇(7425) MySQL(7132) html(6777) 基礎類(6313) sql(6102) 熊猫(6058) PHP(5869) 数组(5741) R(5409) Linux(5327) 反应(5209) 腳本語言(PerlPython)(5129) 非技術區(4971) Android(4554) 数据框(4311) css(4259) 节点.js(4032) C語言(3288) json(3245) 列表(3129) 扑(3119) C++語言(3117) 安卓(2998) 打字稿(2995) VBA(2789) Java相關(2746) 疑難問題(2699) 细绳(2522) 單片機工控(2479) iOS(2429) ASP.NET(2402) MongoDB(2323) 麻木的(2285) 正则表达式(2254) 字典(2211) 循环(2198) 迅速(2185) 擅长(2169) 镖(2155) 功能(1967) .NET技术(1958) Web開發(1951) python-3.x(1918) HtmlCss(1915) 弹簧靴(1913) C++(1909) xml(1889) PostgreSQL(1872) .NETCore(1853) 谷歌表格(1846) Unity3D(1843) for循环(1842)

熱門瀏覽
  • 【C++】Microsoft C++、C 和匯編程式檔案

    ......

    uj5u.com 2020-09-10 00:57:23 more
  • 例外宣告

    相比于斷言適用于排除邏輯上不可能存在的狀態，例外通常是用于邏輯上可能發生的錯誤。 例外宣告 Item 1：當函式不可能拋出例外或不能接受拋出例外時，使用noexcept 理由 如果不打算拋出例外的話，程式就會認為無法處理這種錯誤，并且應當盡早終止，如此可以有效地阻止例外的傳播與擴散。 示例 //不可 ......

    uj5u.com 2020-09-10 00:57:27 more
  • Codeforces 1400E Clear the Multiset(貪心 + 分治)

    鏈接：https://codeforces.com/problemset/problem/1400/E 來源：Codeforces 思路：給你一個陣列，現在你可以進行兩種操作，操作1：將一段沒有 0 的區間進行減一的操作，操作2：將 i 位置上的元素歸零。最終問：將這個陣列的全部元素歸零后操作的最少 ......

    uj5u.com 2020-09-10 00:57:30 more
  • UVA11610 【Reverse Prime】

    本人看到此題沒有翻譯，就附帶了一個自己的翻譯版本 思考 這一題，它的第一個要求是找出所有 $7$ 位反向質數及其質因數的個數。 我們應該需要質數篩篩選1~$10^{7}$的所有數，這里就不慢慢介紹了。但是，重讀題，我們突然發現反向質數都是 $7$ 位，而將它反過來后的數字卻是 $6$ 位數，這就說明 ......

    uj5u.com 2020-09-10 00:57:36 more
  • 統計區間素數數量

    1 #pragma GCC optimize(2) 2 #include <bits/stdc++.h> 3 using namespace std; 4 bool isprime[1000000010]; 5 vector<int> prime; 6 inline int getlist(int ......

    uj5u.com 2020-09-10 00:57:47 more
  • C/C++編程筆記：C++中的 const 變數詳解，教你正確認識const用法

    1、C中的const 1、區域const變數存放在堆疊區中，會分配記憶體（也就是說可以通過地址間接修改變數的值）。測驗代碼如下： 運行結果： 2、全域const變數存放在只讀資料段（不能通過地址修改，會發生寫入錯誤）， 默認為外部聯編，可以給其他源檔案使用（需要用extern關鍵字修飾） 運行結果： ......

    uj5u.com 2020-09-10 00:58:04 more
  • 【C++犯錯記錄】VS2019 MFC添加資源不懂如何修改資源宏ID

    1. 首先在資源視圖中，添加資源 2. 點擊新添加的資源，復制自動生成的ID 3. 在解決方案資源管理器中找到Resource.h檔案，編輯，使用整個專案搜索和替換的方式快速替換 宏宣告 4. Ctrl+Shift+F 全域搜索，點擊查找全部，然后逐個替換 5. 為什么使用搜索替換而不使用屬性視窗直 ......

    uj5u.com 2020-09-10 00:59:11 more
  • 【C++犯錯記錄】VS2019 MFC不懂的批量添加資源

    1. 打開資源頭檔案Resource.h，在其中預先定義好宏 ID（不清楚其實ID值應該設定多少，可以先新建一個相同的資源項，再在這個資源的ID值的基礎上遞增即可） 2. 在資源視圖中選中專案資源，按F7編輯資源檔案，按 ID 型別 相對路徑的形式添加 資源。（別忘了先把檔案拷貝到專案中的res檔案 ......

    uj5u.com 2020-09-10 01:00:19 more
  • C/C++編程筆記：關于C++的參考型別，專供新手入門使用

    今天要講的是C++中我最喜歡的一個用法——參考，也叫別名。 參考就是給一個變數名取一個變數名，方便我們間接地使用這個變數。我們可以給一個變數創建N個參考，這N + 1個變數共享了同一塊記憶體區域。(參考型別的變數會占用記憶體空間，占用的記憶體空間的大小和指標型別的大小是相同的。雖然參考是一個物件的別名，但 ......

    uj5u.com 2020-09-10 01:00:22 more
  • 【C/C++編程筆記】從頭開始學習C ++：初學者完整指南

    眾所周知，C ++的學習曲線陡峭，但是花時間學習這種語言將為您的職業帶來奇跡，并使您與其他開發人員區分開。您會更輕松地學習新語言，形成真正的解決問題的技能，并在編程的基礎上打下堅實的基礎。 C ++將幫助您養成良好的編程習慣（即清晰一致的編碼風格，在撰寫代碼時注釋代碼，并限制類內部的可見性），并且由 ......

    uj5u.com 2020-09-10 01:00:41 more
最新发布
  • Rust中的智能指標:Box<T> Rc<T> Arc<T> Cell<T> RefCell<T> Weak

    Rust中的智能指標是什么 智能指標（smart pointers）是一類資料結構，是擁有資料所有權和額外功能的指標。是指標的進一步發展 指標（pointer）是一個包含記憶體地址的變數的通用概念。這個地址參考，或 ” 指向”（points at）一些其 他資料 。參考以 & 符號為標志并借用了他們所 ......

    uj5u.com 2023-04-20 07:24:10 more
  • Java的值傳遞和參考傳遞

    值傳遞不會改變本身，參考傳遞（如果傳遞的值需要實體化到堆里）如果發生修改了會改變本身。 1.基本資料型別都是值傳遞 package com.example.basic; public class Test { public static void main(String[] args) { int ......

    uj5u.com 2023-04-20 07:24:04 more
  • [2]SpinalHDL教程——Scala簡單入門

    第一個 Scala 程式 shell里面輸入 $ scala scala> 1 + 1 res0: Int = 2 scala> println("Hello World!") Hello World! 檔案形式 object HelloWorld { /* 這是我的第一個 Scala 程式 * 以 ......

    uj5u.com 2023-04-20 07:23:58 more
  • 理解函式指標和回呼函式

    理解 函式指標 指向函式的指標。比如： 理解函式指標的偽代碼 void (*p)(int type, char *data); // 定義一個函式指標p void func(int type, char *data); // 宣告一個函式func p = func; // 將指標p指向函式func ......

    uj5u.com 2023-04-20 07:23:52 more
  • Django筆記二十五之資料庫函式之日期函式

    本文首發于公眾號：Hunter后端 原文鏈接：Django筆記二十五之資料庫函式之日期函式 日期函式主要介紹兩個大類，Extract() 和 Trunc() Extract() 函式作用是提取日期，比如我們可以提取一個日期欄位的年份，月份，日等資料 Trunc() 的作用則是截取，比如 2022-0 ......

    uj5u.com 2023-04-20 07:23:45 more
  • 一天吃透JVM面試八股文

    什么是JVM？ JVM，全稱Java Virtual Machine（Java虛擬機），是通過在實際的計算機上仿真模擬各種計算機功能來實作的。由一套位元組碼指令集、一組暫存器、一個堆疊、一個垃圾回收堆和一個存盤方法域等組成。JVM屏蔽了與作業系統平臺相關的資訊，使得Java程式只需要生成在Java虛擬機 ......

    uj5u.com 2023-04-20 07:23:31 more
  • 使用Java接入小程式訂閱訊息！

    更新完微信服務號的模板訊息之后，我又趕緊把微信小程式的訂閱訊息給實作了！之前我一直以為微信小程式也是要企業才能申請，沒想到小程式個人就能申請。 訊息推送平臺🔥推送下發【郵件】【短信】【微信服務號】【微信小程式】【企業微信】【釘釘】等訊息型別。 https://gitee.com/zhongfuch ......

    uj5u.com 2023-04-20 07:22:59 more
  • java -- 緩沖流、轉換流、序列化流

    緩沖流 緩沖流, 也叫高效流, 按照資料型別分類： 位元組緩沖流：BufferedInputStream，BufferedOutputStream 字符緩沖流：BufferedReader，BufferedWriter 緩沖流的基本原理，是在創建流物件時，會創建一個內置的默認大小的緩沖區陣列，通過緩沖 ......

    uj5u.com 2023-04-20 07:22:49 more
  • Java-SpringBoot-Range請求頭設定實作視頻分段傳輸

    老實說，人太懶了，現在基本都不喜歡寫筆記了，但是網上有關Range請求頭的文章都太水了 下面是抄的一段StackOverflow的代碼...自己大修改過的，寫的注釋挺全的，應該直接看得懂，就不解釋了 寫的不好...只是希望能給視頻網站開發的新手一點點幫助吧. 業務場景：視頻分段傳輸、視頻多段傳輸（理 ......

    uj5u.com 2023-04-20 07:22:42 more
  • Windows 10開發教程_編程入門自學教程_菜鳥教程-免費教程分享

    教程簡介 Windows 10開發入門教程 - 從簡單的步驟了解Windows 10開發，從基本到高級概念，包括簡介，UWP，第一個應用程式，商店，XAML控制元件，資料系結，XAML性能，自適應設計，自適應UI，自適應代碼，檔案管理，SQLite資料庫，應用程式到應用程式通信，應用程式本地化，應用程式 ......

    uj5u.com 2023-04-20 07:22:35 more

Copyright © 2010-2020 有解無憂