這里使用的是2017.4版本的Vivado
然后用的是《Xilinx FPGA數字信號處理權威指南——從HDL到模型和C的描述（工程檔案）》的例子
但是在進行C仿真時候遇到了一個報錯
ERROR: [SIM 211-100] CSim failed with errors.
求助大神怎么解決
Starting C simulation ...
E:/Xilinx/Vivado/2017.4/bin/vivado_hls.bat C:/Users/SHHK/Desktop/HLS_FIR/solution1/csim.tcl
INFO: [HLS 200-10] Running 'E:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'SHHK' on host 'desktop-h4v5n2o' (Windows NT_amd64 version 6.2) on Sat Jun 01 14:55:36 +0800 2019
INFO: [HLS 200-10] In directory 'C:/Users/SHHK/Desktop'
INFO: [HLS 200-10] Opening project 'C:/Users/SHHK/Desktop/HLS_FIR'.
INFO: [HLS 200-10] Opening solution 'C:/Users/SHHK/Desktop/HLS_FIR/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
4
while executing
"source C:/Users/SHHK/Desktop/HLS_FIR/solution1/csim.tcl"
invoked from within
"hls::main C:/Users/SHHK/Desktop/HLS_FIR/solution1/csim.tcl"
("uplevel" body line 1)
invoked from within
"uplevel 1 hls::main {*}$args"
(procedure "hls_proc" line 5)
invoked from within
"hls_proc $argv"
Finished C simulation.
uj5u.com熱心網友回復：
樓主現在會了嗎
uj5u.com熱心網友回復：
INFO: [Common 17-206] Exiting xsim at Mon Jul 27 21:08:50 2020...ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.
ERROR: [COSIM 212-344] Rtl simulation failed.
could not read "D:/Test_example/HLS_project/yolo/yolov2_test/solution1/sim/tv/rtldatafile/sim/report/cosim.log": no such file or directory
while executing
"source D:/Test_example/HLS_project/yolo/yolov2_test/solution1/cosim.tcl"
invoked from within
"hls::main D:/Test_example/HLS_project/yolo/yolov2_test/solution1/cosim.tcl"
("uplevel" body line 1)
invoked from within
"uplevel 1 hls::main {*}$args"
(procedure "hls_proc" line 5)
invoked from within
"hls_proc $argv"
Finished C/RTL cosimulation.
我也遇到類似的，你是怎么解決的呢
轉載請註明出處，本文鏈接：https://www.uj5u.com/qita/17280.html
標籤：其他硬件開發
上一篇：stm32f407 SPI3驅動TMC5160 SCK波形例外
下一篇：CCS找不到obj檔案