Principal Physical Design Engineer-Backend 數字后端設計工程師
Position Description
1. Perform physical design implementation, including synthesis, floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, Physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure, and physical design.
2. The candidate will have the opportunity to work on many varieties of challenging designs.Low power and high speed design. The responsibility includes participating in or leading.Next generation physical design, methodology and flow development.
Position Requirements：
1. Bachelor degree with 8+ years of applicable experience, Master degree with 6+ years of applicable experience in electrical engineering, microelectronics.
2. Experienced with ASIC design flow, hierarchical physical design strategies, and methodologies and understand deep sub-micron technology issues. Solid knowledge on LP Design, DFT, static timing analysis, EM/IR-Drop/crosstalk analysis, formal verification, physical verification, DFM. Successful track records of taping out complex, 65/40/28 nm SOC chips.
3. Automation and programming-minded, solid coding experience in Makefile/Tcl/Tk/Perl.
4. Self-motivated, able to work independently or as a team player.
5. Excellent verbal and written communication skills in English.
歡迎推薦：
微信：858929176
轉載請註明出處，本文鏈接：https://www.uj5u.com/qita/77201.html
標籤：硬件設計
上一篇：求DXP的元件庫