module exam_4_nop(
input clk,reset,
input [7:0] data,
output reg [7:0] sign
);
reg [2:0] state;
reg now_location;
integer i=-1;
parameter s0='d0,s1='d1,s2='d2,s3='d3;
always @(posedge clk)begin
i<=i+1'd1;now_location<=data[i];
end
always @(posedge clk)
begin
if(reset) begin state<=s0;sign=8'b00000000;end
else case(state)
s0:begin
if(now_location==0) begin sign[i-1]<=0;state<=s1;end
else begin sign[i-1]<=0;state<=s0;end
end
s1:begin
if(now_location==1) begin sign[i-1]<=1;state<=s2;end
else begin sign[i-1]<=0;state<=s1;end
end
s2:begin
if(now_location==0) begin sign[i-1]<=0;state<=s1;end
else begin sign[i-1]<=1'b0;state<=s0;end
end
default: state<=s0;
endcase
end
endmodule
轉載請註明出處，本文鏈接：https://www.uj5u.com/qita/97171.html
標籤：硬件設計
上一篇：誰有eq1003-i的下載軟體
下一篇：提問關于物聯網的幾個問題